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Abstract
The Doherty power ampliﬁer (DPA) is one of the most popular power ampliﬁer
architectures for obtaining high average eﬃciency for modern communication
signals with high peak-to-average power ratios (PAPR). However, the DPA suf-
fers from often having narrowband performance which limits its capabilities in
wideband and/or multi-standard microwave and radio frequency applications.
In this thesis, the theoretical and practical bandwidth limitations of the
DPA are examined and it is demonstrated, by theory and measurements, how
to design high performance and wideband DPAs.
A Tee-line network of transmission lines is presented that enables simple
design of Doherty combining networks in many situations where traditional
approaches would fail. The utility of the Tee-line network is demonstrated
by implementation in a 7-8 GHz gallium nitride (GaN) monolithic microwave
integrated circuit (MMIC) DPA. Continuous wave measurements showed a
power added eﬃciency (PAE) larger than 30 % at 9 dB output power back-
oﬀ across a 6.7-7.8 GHz frequency range. The maximum output power was
maintained within 35 ± 0.5 dBm from 6.6 to 8.5 GHz. Linearized modulated
measurements, employing a signal with 7.8 dB (PAPR), reported average PAE
larger than 35 %, with an average output power of 27.5 ± 0.2 dBm and an
adjacent channel power ratio (ACPR) less than -45 dBc, across a 6.8-8.5 GHz
frequency range. The results demonstrates state-of-the art performance both
in terms of PAE and bandwidth.
To extend the inherent bandwidth of the DPAs a new type of power am-
pliﬁer, based on the DPA topology, is presented. It is theoretically shown that
the proposed ampliﬁer can simultaneously provide high eﬃciency at full out-
put power and at power back-oﬀ, as well as reconﬁguration of the eﬃciency
in power back-oﬀ without the need of tunable elements. The theoretical ﬁnd-
ings were conﬁrmed by the fabrication and measurements of a demonstrator
circuit. Measurements reported higher than 48 % drain eﬃciency at both full
output power and at power back-oﬀ from 1.5-2.4 GHz, thereby demonstrating
a unique combination of high fractional bandwidth and high back-oﬀ eﬃciency.
The reported fractional bandwidth that was simultaneously achieved at full
output power and at 6 dB output power back-oﬀ is to the author’s knowledge
larger than what has been reported for any power ampliﬁer architecture.
Keywords: Broadband ampliﬁers, Doherty, gallium nitride, GaN, high ef-
ﬁciency, microwave, MMIC, power ampliﬁer, wideband
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Chapter 1
Introduction
In 2011, the global mobile data traﬃc more than doubled for the fourth year
in a row, showing a 2.3-fold growth, and a 18-fold growth from the year 2011
to 2016 is predicted, Fig. 1.1, [1].
Figure 1.1: Projection of the global mobile data traﬃc [1].
To cope with the exploding demand for high speed wireless access, much
focus is today spent on shrinking cell sizes in user dense areas [2]. To make
small cell sizes a realizable investment it is of great importance that microwave
transmitters, which are key building blocks of any base station and radio link
equipment, can be produced and operated with low complexity and cost.
The power consumption of a microwave transmitter not only constitutes
a large part of the overall mobile network operational cost but also increases
the system complexity, weight and cost since active cooling equipment of-
ten is required to manage with the dissipated heat [3]. Reducing the power
consumption is therefore important in order to reduce both complexity and
cost of present, and future, microwave transmitters. A reduced power con-
sumption can also, in a larger extent than today, enable passive cooling and
local power sources, such as solar cells, thereby greatly reducing cost and
complexity, and simplifying installation in rural areas with deﬁcient electrical
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power-infrastructure.
The core of a microwave transmitter is the power ampliﬁer (PA), which
ampliﬁes the information carrying signal to be transmitted to its required
power level. The ampliﬁcation is done by transforming direct current (DC)
power into radio frequency (RF) power and it is of fundamental interest to
maximize this conversion eﬃciency. Older communications standards such as
GSM, employ a modulation format with constant amplitude of the transmitted
signal and the transmitter PA was therefore optimized for high eﬃciency at
the speciﬁc output power level. However, the high order modulation schemes
adopted to improve the spectral eﬃciency in modern communication standards
results in signals with large amplitude variations. Modern PAs must therefore
provide high eﬃciency over a large range of output power levels in order to
obtain a high average eﬃciency.
The larger bandwidths needed to support increasing high data rates, in
combination with the scarcity of available frequency spectrum, has resulted in
a fragmentation of the frequency bands used for wireless communication. In
order to keep complexity and cost of wide- and multi-band microwave trans-
mitters low, it is therefore important that modern PAs also can support a
diversity of signal bandwidths and frequency bands.
Many diﬀerent PA-techniques for enhancing the eﬃciency in back-oﬀ has
been proposed, such as envelope tracking, dynamic load modulation, RF-pulse
width modulation, and Doherty power ampliﬁers [4–8]. In contrast to the
former, the Doherty power ampliﬁer (DPA), originally proposed in [9], has low
complexity and do not utilize any external control circuitry. The DPA has
therefore attracted lot of attention in the recent time [10–14]. A well known
disadvantage of the DPA is, however, its typical bandwidth restrictions which
limits its use in wide- or multi-band transmitter applications.
This thesis investigates the theoretical and practical bandwidth limitations
of the DPA. In Chapter 2 the theory of the ideal DPA is reviewed and the band-
width limiting properties are explained and analyzed. Chapter 3 thereafter
discusses practical issues when designing DPAs and diﬀerent output network
(NW) topologies are reviewed. Chapter 3 also introduces, based on [Paper A],
a new type of output network intended to overcome limitations of well es-
tablished techniques. Chapter 4 reports the implementation and results of a
monolithic microwave integrated circuit (MMIC) DPA, based on [Paper A],
employing the output network introduced in Chapter 3.
With respect to the limited bandwidth of the DPA, Chapter 5 reports on
a new type of PA, based on [Paper B], with a signiﬁcantly extended band-
width. The theory of the proposed ampliﬁer is illustrated and the results are
compared to what is reported in Chapter 2. In order to verify the theoretical
ﬁndings Chapter 5 also reports on the implementation and measurements of a
demonstrator circuit presented in [Paper B].
Finally, the thesis is concluded in Chapter 6 and future work is discussed.
Chapter 2
Fundamental Theory
In the pursuit of increasing the bandwidth (BW) of DPAs it is essential to un-
derstand the principle of their operation. In [15] a great introduction to DPAs
is given, however, the theory only focuses on the speciﬁc conﬁguration where
the eﬃciency peaks at 6 dB output power back-oﬀ (OPBO), and bandwidth
issues are not addressed. Paper [16] is one of few papers where an analysis of
the DPA bandwidth limitations is presented. Unfortunately, due to the limited
length of the paper, the analysis is only brief and, as in [15], it only focuses
on the DPA conﬁguration that yields peak eﬃciency at 6 dB OPBO.
The purpose of this chapter is therefore to provide a more complete theory
including both diﬀerent conﬁgurations of the DPA as well as its frequency re-
sponse. In the ﬁrst section a simple and straight forward theory for describing
the DPA at the center frequency is presented and it is demonstrated that the
eﬃciency behavior in back-oﬀ is a design parameter that determines how to
chose the load impedance and driving conditions. In the the second section,
the analysis is extended to also include the frequency response and it is demon-
strated how the DPA-architecture limits the eﬃciency bandwidth in OPBO.
The theory will remain very idealized though out this entire chapter. Eﬀects
from using peak ampliﬁer class-C bias, non-ideal harmonic terminations, and
limitations imposed by the input network will not be addressed. The theory
to be presented will assume that the reader has a basic knowledge of power
ampliﬁer theory, if the reader wishes to learn more about PA-theory, Cripps
book [15] is strongly recommended.
2.1 Center frequency analysis
Fig. 2.1 shows the basic conﬁguration of the DPA, consisting of the main and
the peak ampliﬁer, combined via a λ/4-transmission line impedance inverter
with a characteristic impedance ZT at the output of the main ampliﬁer, and
connected to a load ZL [17]. The input consists of a voltage divider and a
λ/4-transmission line at the input of the peak ampliﬁer that serves to give the
same phase delay through the two ampliﬁer paths. The analysis of an idealized
DPA assumes that the two ampliﬁers are in perfect class-B operation with all
harmonics short circuited. Both ampliﬁers are also assumed to have the same
drain-source bias Vds and zero knee voltage.
3
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Figure 2.1: Basic conﬁguration of a Doherty power ampliﬁer.
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Main PA Peak PA
Figure 2.2: Schematic of output network for a Doherty power ampliﬁer. The
main and peak ampliﬁers are represented by the current sources I1 and I2,
respectively
The output network in the DPA can be schematically illustrated as in
Fig. 2.2 where the ampliﬁers are represented by current sources having funda-
mental output current phasors I1 and I2 that depends on the ampliﬁer voltage
drive level 0 ≤ ξ ≤ 1 as,
I1 = ξ
Imax1
2
, (2.1)
I2 =
{
0 0 ≤ ξ ≤ ξb
Imax1
2
ξ−ξb
ξb
e−jθ ξb < ξ ≤ 1 , (2.2)
where the variable ξb is the drive level at the onset of the peak ampliﬁer and
Imax1 is the maximum current of the main ampliﬁer. The phase diﬀerence θ
is given as f¯π/2 where f¯ = f/f0 is the frequency normalized to the center
frequency f0. The amplitudes of I1 and I2 are illustrated versus drive level in
Fig. 2.3, and as observed, the value of ξb determines the onset, the maximum
value, and the increase rate, of the peak ampliﬁer current.
The main and peak ampliﬁer output voltages, V1 and V1T (Fig. 2.2) are
given by,
V1 = Z11I1 + Z12I2 (2.3)
V1T = Z21I1 + Z22I2 (2.4)
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Figure 2.3: The amplitudes of the output currents I1 and I2, normalized to
Imax1/2, versus drive level ξ for ξb = 0.3, 0.4, and 0.5.
where the impedance values are given by the impedance matrix for the dashed
two-port in Fig. 2.2 [16]. Fig. 2.2 also shows that the voltage over the load ZL
is equal to the peak ampliﬁer output voltage.
Z =
[
ZT
ZL cos (θ)+jZT sin (θ)
ZT cos (θ)+jZL sin (θ)
ZTZL
ZT cos (θ)+jZL sin (θ)
ZTZL
ZT cos (θ)+jZL sin (θ)
ZTZL cos (θ)
ZT cos (θ)+jZL sin (θ)
]
. (2.5)
The values of ZT and ZL that optimizes the output power and eﬃciency
at the center frequency can be derived from (2.3), (2.4) and (2.5). Starting
with ZT , we ﬁrst observe from (2.4) and (2.5) that the peak ampliﬁer output
amplitude becomes |V1T | = |I1|ZT at the center frequency. The value of
ZT should therefore be set to maximize the eﬃciency of the peak ampliﬁer
at full output power, which is the same as saying that the amplitude |V1T |
should equal the drain-source bias Vds at full output power. Thereby, using
the requirement of |V1T | = Vds when ξ = 1 and θ = π/2 gives,
ZT =
2Vds
Imax1
. (2.6)
For drive levels where I2 = 0, the expression for V1 in (2.3) can at the
center frequency be written as,
V1 =
Imax1
2
ZT ξ
(
ZT
ZL
− 1
ξb
)
+
Imax1
2
ZT . (2.7)
Thereby, by choosing,
ZL = ξbZT . (2.8)
the ﬁrst term in (2.7) will equal zero which gives V1 = ZT Imax1/2 = Vds, for all
drive levels ξ ≥ ξb. Fig. 2.4 illustrates the normalized main and peak ampliﬁer
output voltage amplitudes |V1|/Vds and |V1T |/Vds versus the drive level for
diﬀerent values of ξb when ZT and ZL are set according to (2.6) and (2.8) and
f¯ = 1. As expected, the amplitude of the main ampliﬁer output voltage is kept
at the bias amplitude all over the high power region, that is when ξb < ξ ≤ 1,
thereby ensuring high eﬃciency operation. The linear relationship between
|V1T | and ξ implies that the DPA provides perfectly linear gain. The fact that
ZL is a function of ξb implies that ξb most often is a ﬁxed value since ZL
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otherwise has to be reconﬁgurable. This makes it important for the designer
to understand at which output powers high eﬃciency should be prioritized in
order to obtain high average eﬃciency.
When investigating how diﬀerent modiﬁcations of the DPA aﬀects its per-
formance it is important to verify that |V1| and |V1T | do not exceed the bias
level of the main and peak ampliﬁer, respectively, since otherwise this would
lead to non physical operation and a incorrect value of the calculated eﬃciency.
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Figure 2.4: The amplitudes of the main and peak ampliﬁer output voltages,
V1 and V1T , normalized to Vds, versus drive level ξ for ξb = 0.3, 0.4, and 0.5.
In order to calculate the eﬃciency of the ampliﬁer, the output power and
DC-power consumption are ﬁrst identiﬁed to [15],
Pout =
|V1T |2
2ZL
=
ZT |I1|2
2ξb
, (2.9)
PDC =
2Vds (|I1|+ |I2|)
π
. (2.10)
The drain eﬃciency (η) is thereafter given by,
η =
Pout
PDC
=
πRopt|I1|2
4Vdsξb (|I1|+ |I2|) . (2.11)
The result is illustrated in Fig. 2.5 where the drain eﬃciency is plotted
versus (a) the normalized load voltage |V1T |/Vds, and (b) versus OPBO, for
diﬀerent settings of ξb. A smaller value of ξb gives a higher eﬃciency in back-
oﬀ with a deeper eﬃciency-dip between the two eﬃciency peaks. The OPBO-
level where the eﬃciency peaks, herein referred to PBO, depends on ξb as
PBO = −20 log (ξb), and is indicated in Fig. 2.5 for reference.
The theory presented in this section has illustrated how a simple combi-
nation of two ampliﬁers, together with correct driving conditions and load
impedances, results in very good eﬃciency performance while perfect linearity
is maintained. It was demonstrated how the value of ξb inﬂuences the eﬃciency
curves, the driving conditions, and the choice of load impedance.
In the next section the analysis is extended to also include the frequency
response of the DPA and it will be shown how the λ/4-transmission line aﬀects
the bandwidth for diﬀerent values of ξb.
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Figure 2.5: The drain eﬃciency versus (a) normalized load voltage ampli-
tude |V1T |/Vds, and (b) output power back-oﬀ , for ξb = 0.3, 0.4, and 0.5.
PBO1 = 10.5 dB, PBO2 = 8 dB, and PBO3 = 6 dB, associated with ξb = 0.3,
ξb = 0.4, ξb = 0.5, respectively, are indicated in (b)
2.2 Frequency response analysis
Using (2.5), the relation in (2.8), the current relations in (2.1) and (2.2), and
the expression for the main and peak ampliﬁer voltages in (2.3) and (2.4), the
expression of V1 and V1T are derived as functions of ξ, ξb, and θ,
V1 =
⎧⎪⎪⎪⎪⎨
⎪⎪⎪⎪⎩
Vds
(
ξξb cos (θ) + jξ sin (θ)
cos (θ) + jξb sin (θ)
)
0 ≤ ξ ≤ ξb
Vds
(
(ξξb + ξ − ξb) cos (θ) + jξb sin (θ)
cos (θ) + jξb sin (θ)
)
ξb < ξ ≤ 1
(2.12)
V1T =
⎧⎪⎪⎪⎪⎨
⎪⎪⎪⎪⎩
Vds
(
ξξb
cos (θ) + jξb sin (θ)
)
0 ≤ ξ ≤ ξb
Vds
(
ξξb + (ξ − ξb) cos (θ)(cos (θ)− j sin (θ))
cos (θ) + jξb sin (θ)
)
ξb < ξ ≤ 1
.
(2.13)
Fig. 2.6 illustrates how |V1| and |V1T | from (2.12) and (2.13) depends on
drive level at diﬀerent frequencies when ξb = 0.5. Fig. 2.6a clearly demon-
strates how the large voltage swing on the output of the main ampliﬁer cannot
longer be maintained in the high power region when the frequency diverges
from the center frequency. In addition, the relationship between |V1T | and ξ,
depicted in Fig. 2.6b, is only linear at the center frequency which implies that
linear gain cannot be maintained outside the center frequency.
Fig. 2.7 illustrates how the reduced voltage swing on the output of the main
ampliﬁer aﬀects the over-all eﬃciency. As observed, the eﬃciency in back-oﬀ
is signiﬁcantly reduced outside the center frequency. It is important to note,
however, that at full output power neither eﬃciency, nor the gain, are aﬀected
by the frequency.
The bandwidth behavior in back-oﬀ and full output power can be qualita-
tively understood by the way Z1T and Z1 in Fig. 2.2 are related,
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Figure 2.6: The amplitudes of, (a) the main ampliﬁer voltage |V1|, and (b)
the peak ampliﬁer voltage |V1T |, normalized to Vds, versus drive level ξ for
diﬀerent frequencies.
0 0.2 0.4 0.6 0.8 1
0
20
40
60
80
100
Normalized Load Voltage Amplitude, |V
 1T| / Vds
D
ra
in
 E
ffi
cie
nc
y 
  (%
)
 
 
f=1.0 f0
f=1.25 f0 & 0.75 f0
f=1.5 f0 & 0.5 f0
(a)
02468101214161820
0
20
40
60
80
100
Output Power Back−Off   (dB)
D
ra
in
 E
ffi
cie
nc
y 
  (%
)
 
 
f=1.0 f0
f=1.25 f0 & 0.75 f0
f=1.5 f0 & 0.5 f0
(b)
Figure 2.7: The drain eﬃciency versus, (a) normalized load voltage amplitude
|V1T |/Vds, and (b) output power back-oﬀ, for diﬀerent frequencies.
Z1 = ZT
Z1T + jZT tan (θ)
ZT + jZ1T tan (θ)
. (2.14)
At maximum output power, Z1T equals ZT , and the nominator and de-
nominator in (2.14) becomes equal which makes Z1, and therefore also the
eﬃciency and gain, independent of frequency. Contrary, at low output powers
where I2 = 0, Z1T becomes equal to ZL, and the frequency response of Z1
thereby becomes dependent on the ratio ZT /ZL.
Fig. 2.8 illustrates how the eﬃciency at PBO depends on frequency for dif-
ferent settings of ξb. As observed the frequency range where high eﬃciency
is obtained in back-oﬀ becomes more narrow when ξb is decreased. The 1 dB
drain eﬃciency bandwidth (BWη−1dB), deﬁned as the fractional bandwidth
where the drain eﬃciency is larger than max(η)10(−0.1), for diﬀerent ξb be-
comes as tabulated in Table 2.1.
The presented analysis has demonstrated the inherent bandwidth limita-
tions of DPA. Fig 2.8 shows how the eﬃciency bandwidth in OPBO drastically
decreases for small values of ξb and Table 2.1 showed that BWη−1dB becomes
as small as 14 % for ξb = 0.3 (PBO = 10.5 dB). The introduced frequency
dependence in (2.5) is due to the electrical length of the λ/4-transmission line
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Figure 2.8: The drain eﬃciency versus frequency at PBO for diﬀerent values
of ξb.
Table 2.1: 1 dB eﬃciency bandwidth
ξb PBO BWη−1dB
0.30 10.5 dB 14 %
0.35 9.1 dB 18 %
0.40 8.0 dB 23 %
0.45 6.9 dB 28 %
0.50 6.0 dB 34 %
impedance inverter and its dependence on frequency. It could therefore be
argued that another type of impedance inverter with less frequency depen-
dence could increase the theoretical bandwidth of the DPA. However, no such
impedance inverter have been described in literature, nor has the the studies
preceding this thesis indicated that such impedance inverters can be realized.
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Chapter 3
Combining Networks
Fig. 3.1 illustrates a typical equivalent circuit of a high electron mobility tran-
sistor (HEMT). In contrast to the assumptions in Chapter 2, there are multi-
ple, both linear and non-linear, elements between the drain terminal and the
intrinsic current source. Hence, correct DPA functionality is not obtained by
only connecting the drain terminals of the main and peak ampliﬁer transistors
with a λ/4-transmission line.
Seen from the output, the elements in Fig. 3.1 are most often dominated
by Cds and Cgd and it is therefore standard practice, in PA-theory, to use
a simpliﬁed transistor model where the output is modeled with an eﬀective
capacitance Cout, Fig. 3.2 [15, 16, 18, 19]. The network that combines the two
transistors must therefore be designed so that it, together with the output
capacitances, approximates the behavior of a λ/4-transmission line impedance
inverter, Fig. 3.3.
This chapter addresses how to connect the drain terminals of the main and
peak transistors for realization of a practical DPA. Diﬀerent alternatives are
reviewed and their applicability is discussed.
Lg Rg
Cds(Vgsi,Vdsi)
LdRd
Rs
Ls
Cpd
2
Cpd
2
Cpg
2
Cpg
2
Rj(Vgsi,Vdsi)Cgd(Vgsi,Vdsi)
Ri(Vgsi,Vdsi)
Cgs(Vgsi,Vdsi)
Ids(Vgsi,Vdsi)
Figure 3.1: Large signal equivalent circuit of a HEMT.
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Cout
Figure 3.2: Simpliﬁed transistor model used for analyzing DPAs.
IMPEDANCE INVERTING
NETWORK. ZT
COMBINING
NETWORK
Cout1 Cout2
M
ain
D
evice
P
eak
D
evice
ZL
Figure 3.3: Schematic illustrating how the total network connecting the in-
trinsic current sources must act as an impedance inverter.
3.1 LC-resonant circuits
Cout2Cout1 L2L1
θ=90°, ZT
Figure 3.4: Impedance inverting network where the output capacitances are
resonated by inductors.
The most straight forward method to design the combining network is to
resonate the output capacitances with inductors as illustrated in Fig. 3.4 where
the values of Li (the index i refers to either 1 (main) or 2 (peak)) are,
Li =
1
ω20Cout,i
, (3.1)
and ω0 is the center frequency.
The applicability of this combining network depends on the impedance
of the transmission line since high value of ZT in practice can require non-
realizable linewidths. For instance; wide bandgap technologies, such as GaN,
that utilizes high drain bias voltages can in low and medium power applica-
tions require values of ZT that is larger than 100 Ω. Such high impedance
transmission lines many times violates process layout rules if being realized.
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The short circuited inductors are often convenient to use for the DC bias
feed. However, in implementations where inductors typically have low current
handling capabilities, such as MMIC, bias feed through the inductors might
not be possible due to high DC-currents.
The bandwidth of the LC-resonant circuits in Fig. 3.4 also aﬀects the band-
width of the DPA and [16] demonstrated that the LC-resonant circuits severely
can reduce the DPA bandwidth.
3.2 Quasi-lumped network
Cout2Cout1
θn, Zn
Figure 3.5: Schematic of the quasi-lumped impedance inverting network sug-
gested in [16].
To limit the bandwidth reduction imposed by the LC-resonant circuits, [16]
suggested that the output capacitances should be utilized in the impedance
inverting network as illustrated in Fig. 3.5. When Cout1 and Cout2 are equally
large, the length and impedance of the transmission line is given by,
θn = arccos (ω0CoutZT ), (3.2)
Zn =
ZT
sin (θn)
(3.3)
where ω0CoutZT < 1 in order to give real values of θn and Zn.
From (3.3) it can be seen that Zn ≥ ZT and the method is therefore
not suitable for applications where high values of Zn implies non-realizable
linewidths. It should also be noted that the quasi lumped network requires
additional bias circuitry which might degrade its performance and complicates
the design procedure.
3.3 Pi-network
An impedance inverter can also be obtained by the lumped element network
illustrated in Fig. 3.6 where,
Xi =
1
ω0(Cout,i − CT ) , (3.4)
CT =
1
ω0ZT
, (3.5)
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Cout2Cout1
LT
X2X1
Figure 3.6: Schematic of a lumped element impedance inverting pi-network.
The reactances X1 and X2 can be both negative and positive depend upon
the values of Cout1 and Cout2, respectively, see (3.4).
LT =
ZT
ω0
, (3.6)
Compared to the networks in Section 3.1 and 3.2, the pi-network is not
limited by non-realizable linewidths when ZT is large. However, combinations
of ω0, ZT and Couti can result in large inductor values that are diﬃcult to
realize. In particular, it can be cumbersome to realize large inductor values
in MMIC technology due to the often limited current handling capabilities,
high loss, and shunt-parasitics associated with spiral inductors. The high
inductor losses associated with MMIC implementations were addressed in [18,
20,21] by implementing them oﬀ-chip using bond-wires and slab inductors on
a printed circuit board whereas [22] used bond-wires alone for realizing the
series inductance LT .
3.4 Tee-line network
Cout1 Cout2
θ1, Z01 θ2, Z02
θ
3, Z
03
Figure 3.7: Tee-line impedance inverter. The impedances Z0i can be arbitrary
chosen whereafter the electrical lengths θi can be calculated.
With respect to the previous discussion, a combining network that is not
limited by the performance of inductors, or by narrow transmission lines, is de-
sirable. In [Paper A] we therefore proposed a ”Tee-line” combining network,
depicted in Fig. 3.7, consisting of three transmission lines with the electri-
cal lengths θm and characteristics impedances Z0m (the index m represents
either one of the three transmission lines). It was shown that each character-
istic impedances Z0m can be pre-selected to a convenient value whereafter the
electrical lengths are calculated for the given set of Cout1 and Cout2. Fig. 3.8,
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Figure 3.8: The plots shows the how the lengths θ of the transmission lines
should be chosen for diﬀerent capacitance ratios Cout1/CT and Cout2/CT and
impedance ratios T1, T2 and T3 in order to make the network in Fig. 3.7 to
behave as an impedance inverter. Due to symmetry θ1 is given by setting
i = 1, j = 2, and θ2 is given by setting i = 2, j = 1.
originally presented in [Paper A], shows how the electrical lengths of the trans-
mission lines in Fig. 3.7 depend on the output capacitances for diﬀerent sets
of impedance ratios Tm = ZT /Z0m. The plot axes are normalized to CT given
by (3.5). The implications of Fig. 3.7 is that a Tee-line network with rea-
sonable line lengths can be used as an impedance inverter for a large span of
capacitance ratios Cout1/CT and Cout2/CT and impedance ratios T1, T2 and
T3 .
The main advantage/feature of the proposed network is that it realizable
also for large values of ZT and its applicability is not aﬀected by the avail-
ability and performance of lumped inductors and capacitors. In addition, the
network also oﬀers convenient biasing through the short circuited transmis-
sion line. The Tee-line network is therefore highly suitable for DPA designs
e.g. implemented in GaN MMIC techniques due to the often large values of
ZT and limited current handling capabilities of spiral inductors, as will be
demonstrated in the next chapter.
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Chapter 4
MMIC Doherty Power
Ampliﬁer
To demonstrate the utility of the Tee-line combining network, a Doherty power
ampliﬁer with a target frequency band of 7.0-8.0 GHz was designed in the
TriQuint 3MI GaN MMIC process [23] and is reported in [Paper A].
This chapter will review some of the design considerations made when
designing the MMIC-DPA, and an extended discussion regarding why the Tee-
line network is more suitable compared to other topologies, is presented. The
results reported in [Paper A] are thereafter revisited and compared to other
DPA-MMIC designs published in the literature.
4.1 Design considerations
The selected frequency range of 7.0-8.0 GHz is selected to target microwave
link applications for the mobile backhaul system. As in many other appli-
cations, microwave links utilizes modulation schemes with peak to averages
power ratios (PAPR) in the order of 7-9 dB. To obtain high average eﬃciency
it was therefore decided to implement the design with a value of ξb = 0.33,
giving PBO = 9.5 dB, and ZT /ZL = 3. The total gatewidth of the main ampli-
ﬁer transistor was chosen to 4 × 100 μm, which in combination with a drain
voltage of 20 V implies that ZT = 150 Ω should be chosen for high power
utilization of the main ampliﬁer transistor, as well as a convenient value of
ZL = 50 Ω.
With ξb = 0.33, equation (2.2) shows that the peak ampliﬁer must be able
to handle twice the current compared to the main ampliﬁer. The size of the
peak ampliﬁer transistor was therefore chosen to 10 × 100 μm. With the given
transistor sizes the output capacitances were found to 0.15 pF and 0.44 pF for
the main and peak ampliﬁer transistor, respectively.
The widths of the Tee-line transmission lines in Fig. 3.7 were chosen to
w1 = w2 = 25 μm and w3 = 40 μm, giving characteristic impedances of
Z01 = Z02 = 79 Ω, Z03 = 69 Ω. Using the equations derived in [Paper A],
the electrical lengths of the transmission lines were thereafter calculated to be
θ1 = 52.3◦, θ2 = 18.9◦ and θ3 = 17.0◦.
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Figure 4.1: S-parameters simulated from 6.0 to 9.0 GHz with a 150 Ω system
impedance for the LC-, pi-, and Tee-networks with Cout1 = 0.15 pF, Cout2 =
0.44 pF, and Z01 = Z02 = 79 Ω, Z03 = 69 Ω. The marker spacing is 0.5 GHz
and the black markers indicates the highest frequency point.
For comparison, the width of a transmission line with characteristic impedance
ZT = 150 Ω would be less than 0.5 μm which violates the process layout rules.
The LC-resonant and quasi lumped combining networks in Section 3.1 and 3.2
could therefore not be used for the reported design. Simulations indicated a
maximum DC-current in the order of 420 mA. Using the pi-network in Section
3.3 therefore requires spiral inductors with very large metal widths (≈ 80 μm)
to handle the expected DC-currents. Such inductors would consume a very
large area and have large parasitic capacitances degrading the performance.
Even though the networks in Sections 3.1-3.3 are unpractical as discussed
above, it is still of interest to investigate how their frequency response com-
pare with the Tee-line network for the speciﬁc design in this chapter. Ideally,
such an analysis should demonstrate how each combining network aﬀects the
eﬃciency of the DPA at diﬀerent frequencies. However, calculating V1 and
V1T when using the networks in Chapter 3 sometimes results in amplitudes
that are larger than the bias level. As discussed in Section 2.2, such a behav-
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ior is not physical, and will in practice be prevented by the limitations of the
transistor. In an idealized theory it is however not obvious how to impose the
voltage restriction in a physical way without losing the clarity of the analysis.
The frequency responses of the networks are therefore evaluated by comparing
their S-parameters. In general, a less frequency dependent combining network
also allows for more wideband DPA-designs.
Fig. 4.1 shows the S-parameters of the networks in Chapter 3 for the design
speciﬁcations presented above. As observed in the ﬁgure, the Tee-line network
behaves very similar to the network from Section 3.1 (indicated as LC), whereas
the lumped element pi-network is less frequency dependent. This can be inter-
preted as if the pi-network has the potential to provide more wideband DPAs
compared with the Tee-line network. However, when realizing the circuits,
the properties of the physical inductors will be less ideal than those for the
physical transmission lines. Thus, the S-parameters for a realized pi-network
will be more degraded than for a realized Tee-line network, and it therefore
not obvious which network that provides the largest bandwidth in practice.
4.2 Circuit realization and results
Fig. 4.2 shows the schematic of the realized output network. Compared to
the schematic in Fig. 3.7, only a RF-short capacitor has been added in the
realized circuit. The lengths, widths and impedances of TL1, TL2 and TL3
are tabulated in Table 4.1
Fig. 4.3 shows a photo of the realized circuit. A compact layout was em-
phasized which resulted in a total chip-size of 2.1 × 1.5 mm, small enough to
ﬁt in a quad-ﬂat no-leads (QFN) 4x4 package.
θ1, Z01
θ
2, Z
02
θ3, Z03
RF-short
Vd
DC-block
TL1 TL3
TL2
50 Ω RFout
Main
Amplifier
Peak
Amplifier
Figure 4.2: Schematic of output network.
Table 4.1: Tee-line Network Parameters
TL1 TL2 TL3
Length 2800 μm 840 μm 750 μm
Width 25 μm 25 μm 40 μm
Impedance 79 Ω 79 Ω 69 Ω
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Figure 4.3: Photo of the realized circuit.
4.2.1 CW-Measurements
The results reported in [Paper A] are here summarized in Fig. 4.4. The bias
setting used for the reported measurements was Vg1 = −3.7 V, Vg2 = −5.4 V,
and Vd = 20 V.
Fig. 4.4a demonstrates a well pronounced enhancement of eﬃciency in
back-oﬀ and Fig. 4.4b reports a maximum PAE at 9 dB OPBO of 37 % that
occurs at 7.1 GHz. The 1 dB eﬃciency bandwidth, i.e. the bandwidth where
the PAE is larger than 29.4 %, is 15 % at 9 dB OPBO. Section 2.2 derived a 1
dB eﬃciency bandwidth of 18 % at 9.1 OPBO for an ideal DPA with ξb = 0.35
(Table 2.1). Even though it is diﬃcult to make a fair comparison between the
reported 15 %, and the theoretical 18 % bandwidth, the reported bandwidth
must still be regarded as an excellent result. Fig. 4.4b also demonstrates that
the PAE is less frequency at high output powers which is in good agreement
with the theory.
The reported gain in Fig. 4.4c and Fig. 4.4d is larger than 10 dB in the
6.5-7.5 GHz frequency range but decreases at higher frequencies. Fig. 4.4d
also shows that the maximum output power is maintained at 35 ± 0.5 dBm
in the 6.6 to 8.5 GHz frequency range.
4.2.2 Linearization
Linearized modulated measurements, employing a vector switched generalized
memory polynomial (VS-GMP) model [24], were performed in 100 MHz in-
tervals over a 6.5 to 8.5 GHz frequency range for a 10 MHz QAM signal with
7.8 dB PAPR.
Fig. 4.5 reports the measured average PAE versus frequency at an average
output power of 27.5 ± 0.2 dBm. The ﬁgure also includes linearization perfor-
mance measures such as normalize mean square error (NMSE) and adjacent
channel power ratio (ACPR). As noticed, the power ampliﬁer performance is
consistent to the results obtained using CW measurements (Fig.4.4) obtaining
average PAE larger than 35 % across the 6.8-8.5 GHz frequency range while
maintaining NMSE and ACPR better than -35 dBc and -45 dBc, respectively,
at all frequencies.
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Figure 4.4: Results from CW-measurements of the realized DPA. (a) PAE
versus output power, (b) PEA versus frequency at diﬀerent OPBO-levels rela-
tive the maximum output power, (c) gain versus output power, (d) maximum
output power and small-signal gain versus frequency.
4.2.3 Discussion
It is of interest to compare the herein reported results, based on [Paper A],
with other MMIC-DPA publications in order to verify that the results are
competitive. However, when doing so, one should keep in mind that comparing
diﬀerent DPA designs is a cumbersome task due to diﬀerent implementation
techniques, frequencies, modulations schemes, etc.
In [19] a 9.5 GHz GaAs MMIC-DPA was demonstrated with 34 % PAE
at 6 dB OPBO and a maximum output power of 29 dBm. Considering the
high frequency the results are excellent but no information was given about
the bandwidth which indicates non-wideband performance.
If comparing with [18] wherein a GaAs HBT MMIC-DPA is demonstrated
with more than 30% average PAE across the 1.6 to 2.1 GHz band, one can
conclude that the therein reported fractional bandwidth is larger than what is
reported in [Paper A]. However, the design in [18] is implemented at a lower
frequency and the inductors in the output network where realized with bond-
wires and oﬀ-chip components.
[22] presents a 39 dBm GaAs HBT MMIC-DPA, utilizing a bond-wire
in the output network, developed for the 728 to 768 MHz band. Despite a
factor 10 higher frequency the DPA in [Paper A] provides similar PAE results
without the need of bond wire inductances, although at 4 dB lower output
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Figure 4.5: Measured average PAE, NMSE, ACPR at an average output power
of 27.5 ± 0.2 dBm.
power.
The reported results in [Paper A] thereby veriﬁes the utility of the Tee-
line network by demonstrating state of the art performance both in terms of
bandwidth and PAE when considering the frequency and chip-size.
Chapter 5
Doherty Power Ampliﬁer
with Extended Bandwidth
The theory presented in Chapter 2 revealed two drawbacks of the original
Doherty power ampliﬁer; The bandwidth is limited due to the transforming
properties of the impedance inverter. And, PBO depends on ZL which pro-
hibits reconﬁguration of PBO unless tunable elements such as varactors are
introduced [REF]. These facts limits the potential of designing wideband and
multi standard DPAs. In [Paper B] we therefore propose a novel power am-
pliﬁer based on the DPA architecture in Fig. 2.2, but with a new set of design
parameters. It is theoretically demonstrated how the proposed ampliﬁer can
provide both signiﬁcantly larger bandwidth compared to what is reported for
the DPA in Chapter 2, as well as simple reconﬁguration of PBO. [Paper B]
also reports the design and measurements of a demonstrator circuit used for
verifying the presented theory.
In the ﬁrst section of this chapter, the presented theory in [Paper B] will be
demonstrated and compared to the results in Chapter 2. The second section
will thereafter review the results of the demonstrator circuit.
5.1 Theoretical Performance
5.1.1 Bandwidth
The foundation of the proposed ampliﬁer in [Paper B] is to use the DPA-
architecture in Fig. 2.2 but with ZT ≡ ZL. Thereby, when I2 = 0, Z1T equals
ZL, and Z1 in equation (2.14) becomes independent of frequency which implies
that the also eﬃciency becomes frequency independent when I2 = 0. In order
to obtain proper load modulation under the condition that ZT = ZL, new bias
and driving conditions was derived and are here revisited in Table 5.1.
The expression for k will only assume real values when,
1− ξ2b
1 + ξ2b
≤ sin (πf¯/2), (5.1)
and the equation in Table. 5.1 will therefore be valid for a limited set of
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Table 5.1: Design Papameters
Parameter Value
Vds2 Vds2
Vds1 ξbVds2
ZT 2Vds2/Imax1
ZL 2Vds2/Imax1
I1 ξImax1/2
I2
{
0, 0 ≤ ξ ≤ ξb
k·Imax1
2 e
−jθ, ξb ≤ ξ ≤ 1
θ arcsin
(
k cos (πf¯/2)
2ξ
)
+ π2 , ξb ≤ ξ ≤ 1
k
√√√√ξ2 + ξ2b −
√
(ξ2 + ξ2b )
2 −
(
ξ2−ξ2
b
sin (πf¯/2)
)2
f¯ f/f0
frequencies. Insertion of ξb-values in (5.1) shows that the valid frequency span
for for ξb = 0.5 and ξb = 0.4 is 0.41 ≤ f¯ ≤ 1.59 and 0.52 ≤ f¯ ≤ 1.48,
respectively. It is therefore most likely that the frequency will be constrained
by other factors before the theoretical limit of k.
The equations in Table. 5.1 were derived under two conditions: First, the
amplitude of the load voltage |V1T | was assumed to be proportional to ξ for all
frequencies. Secondly, in order to ensure maximum eﬃciency, the amplitude
of the main ampliﬁer output voltage |V1| was assumed to |V1| = Vds1, for all
ξ ≥ ξb and all frequencies. The main and peak ampliﬁer voltage amplitudes
in Fig. 5.1 are therefore valid for all frequencies where k is deﬁned.
0 0.2 0.4 0.6 0.8 1
0
0.2
0.4
0.6
0.8
1
Drive level ξ
N
or
m
al
iz
ed
 V
ol
ta
ge
 A
m
pl
itu
de
 
 
|V
 1T| / V ds2, all ξb
|V
 1| / V ds2, ξb=0.3
|V
 1| / V ds2, ξb=0.4
|V
 1| / V ds2, ξb=0.5
Figure 5.1: The amplitudes of the normalized main and peak ampliﬁer output
voltages versus drive level ξ for all frequencies where k is deﬁned.
Fig. 5.2 illustrates the eﬃciency versus output level for ξb = 0.5. As ob-
served, the eﬃciency is independent of frequency when ξ ≤ ξb and has only
a weak frequency dependence when ξ > ξb. When comparing with the same
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Figure 5.2: The drain eﬃciency versus, (a) normalized load voltage amplitude
|V1T |/Vds2, and (b) output power back-oﬀ, for diﬀerent frequencies.
Table 5.2: 1 dB eﬃciency bandwidth
ξb PBO DPA BWη−1dB Proposed PA BWη−1dB
0.30 10.5 dB 14 % 72 %
0.35 9.1 dB 18 % 80 %
0.40 8.0 dB 23 % 86 %
0.45 6.9 dB 28 % 93 %
0.50 6.0 dB 34 % 99 %
plot for the DPA , Fig. 2.7, it is obvious that the bandwidth of the proposed
ampliﬁer is signiﬁcantly larger.
Fig. 5.3 reports the frequency response of the eﬃciency at full output power
for diﬀerent settings of ξb and should be compared with Fig. 2.8. In Table 5.2
the 1 dB eﬃciency bandwidth of the proposed ampliﬁer at full output power
is compared to the 1 dB eﬃciency bandwidth of the DPA at PBO. Fig. 5.3
and Table 5.2 clearly manifests the larger bandwidth of the proposed ampliﬁer
compared to the DPA.
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Figure 5.3: The drain eﬃciency versus frequency when at full output power
for diﬀerent values of ξb.
Since the intention of both the DPA and the proposed ampliﬁer is to trans-
mit modulated signals it is of interest to compare their average eﬃciency when
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Figure 5.4: (a) The average drain eﬃciency versus frequency for the proposed
ampliﬁer and the DPA calculated for the signal width the PDF in (b).
transmitting the same signal. Fig. 5.4a therefore illustrates the average eﬃ-
ciency versus frequency for both ampliﬁers (ξb=0.45) when transmitting a sig-
nal with 6.6 dB PAPR and a probability density function (PDF) as in Fig. 5.4b.
The result again proves the large bandwidth of the proposed ampliﬁer.
5.1.2 Reconﬁgurability
Table. 5.1 shows that the only design parameters that depends on ξb is the main
ampliﬁer bias Vds1 and the current I2. This implies that if one has the ability
to control the current I2, e.g. with a dual RF-input conﬁguration [11,16], the
value of ξb and PBO, can be reconﬁgured by changing the main ampliﬁer bias
Vds1 as illustrated in Fig. 5.5. In addition, Fig. 5.1 shows that the output
voltage |V1T |, and thereby the output power, not depends on the value of ξb.
A single ampliﬁer can thereby, as discussed in [Paper B], be reconﬁgured for
optimal performance for a large variety of modulation schemes with maintained
large bandwidth and output power.
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Figure 5.5: The drain eﬃciency versus, (a) normalized load voltage |V1T |/Vds2,
and (b) output power back-oﬀ, at the center frequency. ξb is set to 0.5, 0.4
and 0.3 respectively.
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5.2 Demonstrator circuit results
To verify the theoretical ﬁndings, [Paper B] also presented the design and
measurements of a demonstrator circuit, depicted in Fig. 5.6. The design goal
was to obtain as wideband performance as possible with a 2.14 GHz center
frequency. The ampliﬁer was implemented with dual RF-inputs [11,16] which
allows for proper control of the currents I1 and I2 in order to obtain high band-
width and reconﬁgurability of ξb. The combining network was implemented
using the technique described in Section 3.2 and simulations indicated that
the combining network allowed for high performance in the 1.7 to 2.6 GHz
frequency range.
Figure 5.6: Photo of the PA demonstrator circuit.
The measured drain eﬃciency and gain at 1.6, 2.0 and 2.4 GHz are plotted
versus output power in ﬁgure Fig. 5.7. The main and peak ampliﬁer bias where
set to 17.5 V and 30 V, respectively, which indicates ξb = 0.5 if accounting for
5 V knee-voltage. As observed, the eﬃciency in back-oﬀ is almost identical at
all three frequencies, in good agreement with the theory.
Fig. 5.8 demonstrates the drain eﬃciency and PAE at full output power
(42 dBm) and at 6 dB OPBO (36 dBm) versus frequency when using the
same bias as for Fig. 5.7. The result demonstrates a drain eﬃciency that is
larger than 50 % at both full output power and at 6 dB OPBO from 1.5 to 2.4
GHz. Unfortunately, the measured frequency range was not large enough to
determine the 1 dB eﬃciency bandwidth. Fig. 5.9 shows how the gain becomes
low at high frequencies while it remains larger than 8 dB from 1.6 to 2.1 GHz.
The gain decrease at higher frequencies was not predicted by simulations and
implies a reduced PAE as reported in Fig. 5.8b.
The reconﬁgurability of PBO was veriﬁed by measuring the drain eﬃciency
versus output power for diﬀerent values of the main ampliﬁer bias Vds1. The
result, reported in Fig. 5.10, demonstrates a distinct agreement with Fig. 5.2b.
The measurements thereby conﬁrms the theoretical ﬁndings, both in terms
of bandwidth and reconﬁgurability, and makes the presented PA an interesting
candidate for realization of multi standard and eﬃcient wireless transmitters.
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Figure 5.7: The measured (a) drain eﬃciency, and (b) gain, versus output
power at diﬀerent frequencies. Vds1 = 17.5 V, Vds2 = 30 V, Vg1 = -2.8 V,
Vg2 = -4.5 V.
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Figure 5.8: The measured (a) drain eﬃciency, and (b) PAE at full output
power (42 dBm) and at 6 dB output power back-oﬀ (36 dBm) versus frequency.
Vds1 = 17.5 V, Vds2 = 30 V, Vg1 = −2.8 V, Vg2 = −4.5 V.
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Figure 5.9: The measured gain at full
output power (42 dBm) and at 6 dB
output power back-oﬀ (36 dBm) versus
frequency. Vds1 = 17.5 V, Vds2 = 30 V,
Vg1 = −2.8 V, Vg2 = −4.5 V.
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Figure 5.10: Measured drain eﬃ-
ciency vs. output power at 2.0 GHz
for diﬀerent main ampliﬁer drain bi-
ases. Vds2 = 30 V, Vg1 = −2.8 V,
Vg2 = −4.5 V.
Chapter 6
Conclusions
The work presented in this thesis has aimed to provide a more complete un-
derstanding of theoretical and practical issues related to the design of RF and
microwave wideband Doherty power ampliﬁers.
A theoretical frequency response analysis of the ideal DPA was performed
in order to understand and illustrate theoretical bandwidth limitations of the
ideal DPA. The analysis showed that the bandwidth in back-oﬀ becomes more
narrow when high eﬃciency is requested at deep back-oﬀ levels whereas the
bandwidth at full output power is invariant of the frequency.
Established techniques used for designing DPA-combining networks were
examined in order to understand practical limitations of DPA designs. It
was concluded that the examined topologies have shortcomings when a high
characteristic impedance needs to be realized, and/or when components, such
as spiral inductors, has limited current handling capabilities. In [Paper A] we
therefore proposed the Tee-line network of transmission lines that enables sim-
ple design of high characteristic impedance impedance inverters with realizable
component dimensions. The utility of the Tee-line network was veriﬁed by the
design and measurements of a 7-8 GHz DPA, implemented on GaN MMIC.
The reported results showed state-of-the art performance both in terms of PAE
and bandwidth.
With respect to the inherent bandwidth limitations of the DPA, a new PA,
based on the DPA-topology, was presented in [Paper B]. It was theoretically
demonstrated that the proposed PA can provide a signiﬁcantly larger band-
width compared to the DPA, as well as reconﬁgurability of the eﬃciency in
back-oﬀ. A demonstrator circuit with individually controlled RF-inputs was
designed to verify the theory. The reported results showed a drain eﬃciency
larger than 48 % in 6 dB output power back-oﬀ in the 1.5-2.4 GHz frequency
range. The reconﬁgurability of the eﬃciency in back-oﬀ was also demonstrated
and showed excellent agreement with theory. The large bandwidth combined
with the possibility to reconﬁgure the eﬃciency in power back-oﬀ makes the
presented PA an interesting candidate for realization of multi standard and
eﬃcient wireless transmitters.
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6.1 Future work
The work presented in this thesis has established a fundamental understanding
of the practical and theoretical limitations of the DPA, in particular with
respect to its bandwidth and frequency response.
Based on this knowledge, we will continue to explore how the performance
can be further stretched e.g. by using DPD linearization techniques. In par-
ticular, we plan to investigate the linearization of the new power ampliﬁer in
[Paper B]. The dual input DPD architecture presented in [25, 26] is of par-
ticular interest for this architecture. The operation and linearization during
concurrent multi-band operation is also interesting to investigate.
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